

Notice of References Cited	Application/Control No. 10/035,574		Applicant(s)/Patent Under Reexamination ANDERS ET AL.	
	Examiner Sudhanshu C. Pathak		Art Unit 2634	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-4,453,229	06-1984	Schaire, Scott H.	710/109
	B	US-4,663,767	05-1987	Bodlaj et al.	375/282
	C	US-4,525,848	06-1985	Simpson, Raymond W.	375/333
	D	US-2001/0052797	12-2001	BHUSHAN et al.	326/95
	E	US-6,559,680	05-2003	Bhushan et al.	326/95
	F	US-6,333,645	12-2001	Kanetani et al.	326/98
	G	US-5,646,557	07-1997	Runyon et al.	326/97
	H	US-3,967,061	06-1976	Dobias, Joseph J.	375/361
	I	US-3,820,031	06-1974	Smithlin, John R.	341/70
	J	US-4,229,823	10-1980	Thomson et al.	375/364
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Burleson et al.; Low-Power Encodings for Global Communication in CMOS VLSI; IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Vol. 5, No. 4; Dec. 1997; Pages 444-455.
	V	Burleson et al.; Coding a Terminated Bus for Low Power; 1995. Proceedings., Fifth Great Lakes Symposium on VLSI 16-18 March 1995 Page(s):70 - 73
	W	Burleson et al.; Bus-Invert Coding for Low-Power I/O; IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Vol. 5, No. 4; Dec. 1997; Pages 49-58.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.